

ERRONEOUS OPERATION PREVENTING CIRCUIT

Patent Number: JP5252660
Publication date: 1993-09-28
Inventor(s): SAWAGUCHI MAMORU
Applicant(s): DIGITAL:KK
Requested Patent: ☐ JP5252660
Application Number: JP19910290079 19911106
Priority Number(s):
IPC Classification: H02J1/00
EC Classification:
Equivalents:

Abstract

PURPOSE: To prevent erroneous function of a load by a constitution wherein a control IC output a significant signal upon drop of power supply voltage when conduction control of the load is performed by means of the control IC.

CONSTITUTION: A power supply voltage monitoring section 38 continuously monitors fluctuation of power supply voltage Vs and delivers a significant control signal S1 to a load conducting section 40 during an interval when the monitored power supply voltage Vs exceeds a set level. When provision of the control signal S1 is interrupted due to drop of the power supply voltage Vs, the load conducting section 40 turns a common conduction line 52 for a load 12 OFF.

Data supplied from the esp@cenet database - I2